Small signal model of Triangular Current Mode (TCM) operation for Bidirectional Source/Sink Buck and Boost Power Converters by Vázquez Ardura, Aitor et al.
Small signal model of Triangular Current Mode 
(TCM) operation for Bidirectional Source/Sink Buck 
and Boost Power Converters 
Aitor Vázquez, Kevin Martín, Manuel Arias, Diego G. Lamar, María R. Rogina and Javier Sebastián. 
Electronic Power Supply Systems group. 
University of Oviedo. 
Campus de Viesques s/n, Edificio 3, 33204, Gijon, SPAIN. 
vazquezaitor@uniovi.es 
Abstract— This paper presents a small signal model for 
bidirectional source/sink buck and boost power converters 
operating in Triangular Current Mode (TCM) and controlled with 
a variable-width Hysteretic Current Mode Control (HCMC). The 
well-known current injected equivalent circuit approach (CIECA) 
has been applied to derive the canonical circuit. For the sake of 
simplicity, the resonant intervals during the dead-times have been 
obtained using a linear approximation. The theoretical small 
signal model has been validated using two different source/sink 
power converters: an 80 W synchronous buck converter from 48 
V to 24 V and a 100 W synchronous boost converter from 24 V to 
48 V. The transfer functions of this power converter have been 
measured using a Venable Frequency Response Analyzer 
(FRA6340) and compared to the theoretical ones. 
Keywords— Small-signal modelling, Quasi-Square-Wave, Zero-
Voltage-Switching, Triangular Current Mode, Hysteretic Current 
Mode Control, analog control. 
I. INTRODUCTION 
Many applications require compact, simple, inexpensive and 
efficient power converters. A very popular operation mode for 
obtaining these desirable features is the Quasi-Square-Wave 
Zero-Voltage-Switching (QSW-ZVS) mode [1], also known as 
Triangular Current Mode (TCM) [2]. ZVS can be achieved 
thanks to the resonant sub-intervals during the dead-time after 
the transistor conduction periods [1]–[3].  
With properly controlled synchronous rectification instead of 
a diode, it is possible to maintain ZVS operation even with 
bidirectional power flow. The ZVS operation can be guaranteed 
for any power by varying the switching frequency according to 
the load [4], increasing the switching frequency for lower loads 
[1], [2]. This soft-switching operation allows either to increase 
the converter efficiency (for a given size), or to reduce its size 
(for a given efficiency) by increasing the overall switching 
frequency for the same power loss. These two properties make 
this mode very attractive when aiming to obtain a compact and 
efficient converter.  
Source/sink power converters are defined as those 
bidirectional power converters that regulate the voltage at a 
given port, independently of the power flow direction, as seen in 
Fig. 1, where a voltage feedback loop guarantees that the voltage 
at the output port is constant, at least in steady-state. Some 
examples of use of bidirectional source/sink power converters 
are the power supplies for Dynamic Digital RAM memories 
(DDR) [5], [6] or the front-end power converters in dc nano-
grids [7]. These converters require high efficiency across widely 
variable loads, making TCM a very interesting solution. In this 
paper, the mode of operation is defined from the point of view 
of the input port. Thus, source mode corresponds to power going 
from the input port to the output port, with the load behaving as 
a sink. Sink mode corresponds to power going from the output 
port to the input port, with the load behaving as a source. 
Even though the TCM has been analyzed in detail in [1-4], 
neither of these works has dealt with the dynamic model of the 
source/sink behavior, nor with a variable-width Hysteretic 
Current Mode Controller (HCMC). Due to the different types of 
loads that can be connected to the output port, it is mandatory to 
know the dynamics of the converter in both source/sink modes. 
In order to overcome this lack, this paper presents two small 
signal models for the converter shown in Fig. 1 when operating 
in either source or sink modes with a variable-width HCMC: a 
complete model valid across all loading conditions and a simpler 
one only valid at heavy loads. 
II. REVIEW OF THE STEADY STATE ANALISYS OF THE BUCK 
CONVERTER OPERATING IN SOURCE MODE AND WITH  
VARIABLE-WIDTH HCMC FOR TCM OPERATION 
Fig. 2 shows the equivalent circuit corresponding to the 
converter given in Fig. 1. The operation of transistors Q1 and Q2 
has been approximated as ideal switches S1 and S2 with parasitic 
capacitances Cp1 and Cp2. In order to achieve ZVS, the value of 
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Fig. 1. Output voltage regulated source/sink buck converter supplying 
active and passive loads.
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iLf (the current through filter inductor Lf) is controlled as shown 
in Fig. 3. Thus, transistor Q1 is turned off when iLf reaches a 
specific value ip determined by the control circuit. After a time 
delay labelled as tdR1 in Fig. 3, transistor Q2 is turned on. It 
should be noted that tdR1 must be wide enough to guarantee the 
discharge of capacitor Cp2 (from vg to 0) and the charge of 
capacitor Cp1 (from vg to 0). This is a resonant process, which 
takes place during interval (t2, t3). In order to guarantee ZVS 
operation, (t2-t1) < tdR1 in any operating condition.  
Similarly, a resonant transition occurs at the end of the 
conduction period corresponding to Q2. In this case (source 
mode operation), the turn off of Q2 occurs when iLf reaches -Iv, 
which is determined in order to make possible ZVS operation for 
any possible combination of vg and vo values. Although both ip 
and Iv determine the turn-off of a transistor (Q1 in the case of ip 
and Q2 in the case of Iv), it should be noted that there is a big 
difference between them: ip is a variable (in fact is the control 
variable in source mode), whereas Iv is a constant value 
determined in the design process [8]. Once transistor Q2 is turned 
off, another resonant period starts. It takes place during interval 
(t4, t5). As in the previous resonant period, a time delay between 
the turn-off of Q2 and the turn-on of Q1 must be programmed in 
order to guarantee ZVS operation. This is the time period 
labelled as tdR2 in Fig. 3. As in the previous case, it must be 
guaranteed that (t5-t4) < tdR2 for any possible situation.  
The detailed analysis of the converter operation gives six 
operation intervals: 
- Interval (t0, t1): after turning on the transistor Q1 before t0, iLf 
becomes positive at t0. From t0 to t1, current iLf  is conducted by 
Q1 (actually by S1 in the equivalent model of Fig. 3). According 
to Faraday's law: 
             ݅௅௙ = ௩೒ି௩೚௅೑ (ݐ − ݐ଴).                                              (1) 
The end of this interval is reached at: 
               	ݐଵ = ݐ଴ +	 ௅೑·௜೛௩೒ି௩೚	,                                                 (2) 
which is determined by the control signal ip. The voltage across 
the switching node is: 
                      	ݒ௦௪ = ݒ௚.                                                           (3) 
- Interval (t1, t2): the gate signal of Q1 is turned off just at t1 
and Q2 is not turned on yet. This means that both ideal switches 
S1 and S2 are open in the equivalent circuit of Fig. 2. As a 
consequence, a resonant period starts at this moment. To study 
this period, we are going to define the following parameters: 
                      	ܥ் = ܥ௣ଵ + ܥ௣ଶ,                                                (4) 
                      	߱ோ = ଵඥ௅೑·஼೅ ,                                                     (5) 
                      	ܼ஼ = ට௅೑஼೅	,                                                         (6) 
where CT is the parallel equivalent output capacitance of both 
transistors, ωR is the resonant angular frequency and ZC is the 
characteristic impedance. The analysis of this circuit leads to the 
following equations: 
   ݅௅௙ = ௩೒ି௩೚௓಴ sinሾ߱ோ(ݐ − ݐଵ)ሿ + ݅௣ cosሾ߱ோ(ݐ − ݐଵ)ሿ,                     (7) 
 ݒ௦௪ = ݒ௢ + ൫ݒ௚ − ݒ௢൯ cosሾ߱ோ(ݐ − ݐଵ)ሿ + ݅௣ ܼ஼sinሾ߱ோ(ݐ − ݐଵ)ሿ .   (8)                     
The end of this interval is reached when vsw = 0. From (8) we 
obtain: 
               	ݐଶ = ݐଵ +	
௔௥௖௦௜௡൦ష್భశ
ට್భమషరೌభ	೎భ
మೌభ ൪
ܴ߱
	,                                 (9)                     
where:                              
                         ܽଵ = 		(݅݌ܼܥ)2 + ൫ݒ݃ − ݒ݋൯
2
,                      (10)                     
                         ܾଵ = 		 − 2݅݌ܼܥݒ݋,                                        (11)          
                          ܿଵ = 2ݒ݃൫ݒ݋ − ݒ݃൯.                                      (12)   
The value of iLf at the end of this interval can be easily obtained 
by replacing t with t2 in (7). This value will be labelled as iLf-t2. 
The electric charge interchanged between Cp1 and Cp2 during 
this resonant period can be calculated as follows: 
                           ݍோଵ = ׬ ݅௅௙݀ݐ௧మ௧భ .                                               (13) 
This calculation yields:          
                          ݍோଵ = ܥ்ݒ௚.                                                      (14) 
This is an interesting and logical conclusion: the electric 
charge interchanged between both capacitors only depends on 
 
Fig. 2. Equivalent circuit for the converter shown in Fig. 1. 
 
Fig. 3. Main waveforms corresponding to the equivalent circuit given in 
Fig. 2 working in source mode. 
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their equivalent capacitance and on the voltage variation across 
them.  
- Interval (t2, t3): when vsw reaches 0 at t2, iLf is conducted by 
diode D2, thus starting a new period of operation. Q2 will be 
turned on in any time instant between t2 and t3. However, a delay 
time must be stablished in order to achieve ZVS even in the 
worst conditions. This delay time tdR1 can be computed as:  
               	ݐௗோଵ = ݐଶ௠௔௫ −	ݐଵ,                                          (15) 
where the value of t2max can be computed from (9)-(12) when the 
converter is operating at maximum input voltage vgmax, 
maximum output voltage vomax, and minimum (critical) value of 
control variable ip, ipcrit.  
The values of iLf and vsw in this interval can be computed as in 
interval (t0, t1). The results are:  
             ݅௅௙ = 	 ݅௅௙ି௧ଶ − ௩೚௅೑ (ݐ − ݐଶ),                                            (16) 
                      	ݒ௦௪ = 0.                                                           (17) 
The end of this interval occurs when iLf  = 0, just at t3. Its value 
can be easily computed from (16) as follows:  
               	ݐଷ = ݐଶ + 	௅೑·݅ܮ݂−ݐ2௩೚ 	.                                            (18)  
- Interval (t3, t4): this interval starts when iLf  < 0, which means 
that current iLf  cannot be conducted by D2 and must be conducted 
by Q2 (S2 in the circuit of Fig. 2). The interval ends when iLf 
reaches a programed negative value -Iv. This value must be 
adequate to guarantee ZVS operation during the next interval 
(the resonant interval (t4, t5)). Equations (16) and (17) describe 
the operation in this mode. The end of this interval takes place 
at: 
               	ݐସ = ݐଷ + 	௅೑·ܫݒ௩೚  .                                                (19)  
- Interval (t4, t5): this is the second resonant interval. As 
mentioned above, it starts when iLf = -Iv and ends when 
capacitors Cp1 and Cp2 interchange their electric charge. The 
analysis of this interval is very similar to the one corresponding 
to interval (t1, t2). The final results are the following:    
   ݅௅௙ = ି௩೚௓಴ sinሾ߱ோ(ݐ − ݐସ)ሿ − ܫ௩ cosሾ߱ோ(ݐ − ݐସ)ሿ,                      (20) 
  ݒ௦௪ = ݒ௢ −ݒ௢cosሾ߱ோ(ݐ − ݐସ)ሿ + ܫ௩ ܼ஼sinሾ߱ோ(ݐ − ݐସ)ሿ.              (21)                                                                                                              
The end of this interval is reached when vsw = vg. Replacing 
vsw with vg in (21), we obtain: 
               	ݐହ = ݐସ + 	
௔௥௖௖௢௦൦ష್మశ
ට್మమషరೌమ	೎మ
మೌమ ൪
ܴ߱
	,                         (22)                                                                                                              
where:                              
                      ܽଶ = 		(ܫݒܼܥ)2 + ݒ௢ଶ,                                  (23)                                                                                                                    
                      ܾଶ = 2ݒ݋൫ݒ݃ − ݒ݋൯,                                         (24)  
                      ܿଶ = 		 −(ܫݒܼܥ)2 + ൫ݒ݃ − ݒ݋൯
2
.                    (25)                                                                                                              
It should be noted that ZVS operation is obtained only if vsw 
reaches vg at the end of this interval, which implies a real 
solution for (21). This is only possible if: 
                        ܾଶଶ − 4ܽଶ	ܿଶ ≥ 0.                                        (26)                       
From (26), and considering (23)-(25), ZVS is achieved if: 
                   ܫ௩ ≥ 	ට௩೒(௩೒ିଶ௩೚)௓಴మ  .                                             (27)  
It should be noted that (27) only makes sense if vg > 2vo. This 
is because ZVS can be obtained without a negative value of iLf 
if vg < 2vo. In summary, taking into account the variation of vg 
and vo, ZVS is achieved if: 
                   ܫ௩ ≥ 	 ܫ௩௖௥௜௧ ,                                                            (28) 
Ivcrit being:                                                                               
 ܫ௩௖௥௜௧ = 0  if   ݒ௚௠௔௫ ≤ 	2ݒ௢௠௜௡,                                          (29) 
 ܫ௩௖௥௜௧ = ට௩೒೘ೌೣ(௩೒೘ೌೣିଶ௩೚೘೔೙)௓಴మ 		if			ݒ௚௠௔௫ > 	2ݒ௢௠௜௡.     (30)                     
In this paper, only the case corresponding to (30) is considered, 
as it is the more general case. 
The value of iLf at the end of this interval can be easily obtained 
by replacing t with t5 in (20). This value will be labelled as iLf-t5.       
The electric charge interchanged between Cp1 and Cp2 during 
this resonant period can be calculated as follows: 
                           ݍோଶ = ׬ ݅௅௙݀ݐ௧ఱ௧ర .                                      (31) 
This calculation yields:          
                             ݍோଶ = −ܥ்ݒ௚ = − ݍோଵ,                       (32) 
which means that the same amount of electric charge is 
interchanged between the capacitors in both resonant periods.   
- Interval (t5, t6): when vsw reaches vg at t5, iLf is conducted by 
diode D1. Transistor Q1 will be turned on again at any time 
instant between t5 and t6, t6 being the end of the switching period. 
However, a delay time between Q2 turn-off and Q1 turn-on must 
be stablished in order to achieve ZVS in any condition. This 
delay time tdR2 can be computed as:  
    	ݐௗோଶ = ݐହ௠௔௫ −	ݐସ,              (33) 
where the value of t5max can be calculated from (22)-(25), by 
replacing vg with vgmax, vo with vomin and Iv with Ivcrit.  
The values of iLf and vsw in this interval can be computed as in 
interval (t0, t1). The results are:  
           ݅௅௙ = 	 ݅௅௙ି௧ହ + ௩೒ି௩೚௅೑ (ݐ − ݐହ),                                    (34) 
                      	ݒ௦௪ = ݒ௚.                                                            (35) 
The end of this interval will be at: 
               	ݐ଺ = ݐହ − 	௅೑·݅ܮ݂−ݐ5௩೒ష௩೚ 	.                                            (36)  
Finally, the switching period is: 
                  ݐ௦ = 	 ݐ଺ − ݐ଴.                                                  (37) 
To obtain an average small signal model, the evaluation of the 
average current injected into the output port and the average 
current drained from the input port have to be analyzed. These 
average currents can in turn be computed from the electric 
charge injected into and drained from those ports (qinj and qg): 
                 ݍ௜௡௝ = ݍ଴ଵ + ݍோଵ + ݍଶଷ + ݍଷସ + ݍோଶ + ݍହ଺.                  (38) 
																			ݍ௚ = ݍ଴ଵ + ௤ೃభଶ +
௤ೃమ
ଶ + ݍହ଺ ,                                           (39) 
where: 
                           ݍ଴ଵ = ׬ ݅௅௙݀ݐ௧భ௧బ ,                                               (40) 
                           ݍଶଷ = ׬ ݅௅௙݀ݐ௧య௧మ ,                                               (41) 
                           ݍଷସ = ׬ ݅௅௙݀ݐ௧ర௧య ,                                                 (42) 
                           ݍହ଺ = ׬ ݅௅௙݀ݐ௧ల௧ఱ .                                                (43) 
After taking into account (32), equations (38) and (39) 
become: 
                        ݍ௜௡௝ = ݍ଴ଵ + ݍଶଷ + ݍଷସ + ݍହ଺,                                 (44) 
                         ݍ௚ = ݍ଴ଵ + ݍହ଺.                                                        (45) 
Once the electric charges are known, the average current 
injected into the output capacitor Cf and the load, iinj, and drained 
from the input voltage source placed at the input port, ig, can be 
easily calculated: 
                      ݅௜௡௝ = 	 ௤೔೙ೕ௧ೞ ,                                                    (46) 
                      ݅௚ = 	 ௤೒௧ೞ .                                                          (47) 
Equations (46) and (47) are the starting points to develop an 
average, small-signal model for this converter.  
III. DYNAMIC ANALISYS OF THE BUCK CONVERTER 
OPERATING IN SOURCE MODE AND WITH VARIABLE-WIDTH 
HCMC FOR TCM OPERATION 
A. Complete model.  
A simple, average small-signal model can be obtained by 
perturbing (46) and (47) around a steady-state point. As the 
control method programs the current passing through the 
inductor and this current is reset each switching cycle, a first 
order model is expected. Due to this, the Current Injected 
Equivalent Circuit Approach (CIECA) [9] model is used in this 
paper. The steady-state values of the different quantities will be 
written in capital letters, while the perturbed values will be 
written in lower-case with "hats". The relationship between the 
actual, the steady-state and the perturbed values are as follows:  
                       ݒ௚ = ௚ܸ +	ݒො௚,                                                (48) 
                        ݒ௢ = ௢ܸ + 	ݒො௢,                                              (49) 
                       ݅௣ = ܫ௣ +	 ଓ௣̂,                                              (50) 
                       ݐ௦ = ௦ܶ + 	 ̂ݐ௦,                                               (51) 
                  ݍ௜௡௝ = ܳ௜௡௝ +	ݍො௜௡௝,                                          (52) 
                    ݍ௚ = ܳ௚ +	ݍො௚.                                              (53) 
Perturbing (46) and (47), we obtain: 
ଓ௜̂௡௝ = ܩ௜௩௚ݒො௚ + ܩ௜௩௢ݒො௢ + ܩ௜௜௣ଓ̂௣,                                      (54) 
ଓ௚̂ = ܩ௚௩௚ݒො௚ + ܩ௚௩௢ݒො௢ + ܩ௚௜௣ଓ௣̂,                                      (55)  
where: 
              ܩ௜௩௚ = డ௜೔೙ೕడ௩೒ ൨଴ =
డ൤೜೔೙ೕ೟ೞ ൨
డ௩೒ ൩
଴
,                                    (56) 
              ܩ௜௩௢ = − ଵ௥మ =
డ௜೔೙ೕ
డ௩೚ ቃ଴ =
డ൤೜೔೙ೕ೟ೞ ൨
డ௩೚ ൩
଴
,                        (57) 
              ܩ௜௜௣ = డ௜೔೙ೕడ௜೛ ൨଴ =
డ൤೜೔೙ೕ೟ೞ ൨
డ௜೛ ൩
଴
,                                   (58) 
              	ܩ௚௩௚ = ଵ௥భ =
డ௜೒
డ௩೒൨଴ =
డቂ೜೒೟ೞ ቃ
డ௩೒ ቉଴
,                              (59) 
              	ܩ௚௩௢ = డ௜೒డ௩೚ቃ଴ =
డቂ೜೒೟ೞ ቃ
డ௩೚ ቉଴
,                                      (60) 
                 ܩ௚௜௣ = డ௜೒డ௜೛൨଴ =
డቂ೜೒೟ೞ ቃ
డ௜೛ ቉଴
 .                                   (61) 
As a result of using this approach, the first-order small-signal 
linear equivalent circuit given in Fig. 4 can be obtained from (54) 
and (55). However, the values of these G parameters cannot be 
easily obtained, due to complexity of the equation needed to 
calculate time intervals, especially those related to t2 and t5. It 
should be noted that t2 depends on vg, vo and ip (see (9-12)) and 
t5 depends on vg, and vo (see (22-25)). Moreover, other time 
intervals also depend on these variables. As a consequence, the 
switching frequency ts and the electric charges previously 
calculated also depend on those variables, making it impossible 
to obtain analytical expressions for the above-mentioned G 
parameters. Therefore, a simplified model must be developed. 
B. Simplified model for light and heavy load   
Fig. 5 shows the simplified version of the inductor current iLf 
that is going to be considered in this subsection. As this figure 
shows, iLf is supposed to be constant during the resonant 
intervals (t2, t1) and (t4, t5). The values of iLf in these intervals are 
ip and -Ivcrit, respectively. The length of these intervals is adjusted 
in such a way that the values of the electric charges qR1 and qR2 
are equal to the those given in (14) and (32). Therefore, (9) and 
(22) can be re-written now as follows: 
Fig. 4. Canonical model for the converter.
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               	ݐଶ = ݐଵ + ௩೒௜೛ ܥ்,                                                     (62)                                                                                                              
               	ݐହ = ݐସ + ݒ௚ ஼೅ூೡ೎ೝ೔೟	.                                                 (63)    
These simplifications make the task of calculating the above-
mentioned G parameters affordable. Thus, the electric charges 
shown in Fig.4 can easily computed as follows: 
                            ݍ଴ଵ = ௅೑ଶ ·
௜೛మ
௩೒ି௩೚ ,                                     (64) 
                            ݍଶଷ = ௅೑ଶ ·
௜೛మ
௩೚ 	,                                         (65) 
                            ݍଷସ = − ௅೑ூೡ೎ೝ೔೟
మ
ଶ ·
ଵ
௩೚ ,                            (66) 
                           ݍହ଺ = 		− ௅೑ூೡ೎ೝ೔೟
మ
ଶ ·
ଵ
௩೒ି௩೚ ,                      (67) 
and then (44) and (45) become: 
                    ݍ௜௡௝ = ௅೑ଶ (݅௣
ଶ − ܫ௩௖௥௜௧ଶ) ൤ ଵ௩೒ି௩೚ +
ଵ
௩೚൨ ,          (68)       
                    ݍ௚ = ௅೑ଶ (݅௣
ଶ − ܫ௩௖௥௜௧ଶ) ൤ ଵ௩೒ି௩೚൨ .                        (69)                         
Regarding the equations concerning time, (2) remains valid 
now, but equations for t3, t4 and t6 changes as follows: 
               	ݐଷ = ݐଶ + 	௅೑·݅݌௩೚ 	,                                                  (70)  
               	ݐସ = ݐଷ + 	௅೑·ܫݒܿݎ݅ݐ௩೚ 	,                                              (71) 
                	ݐ଺ = ݐହ +	௅೑·ܫݒܿݎ݅ݐ௩೒ష௩೚ 	.                                              (72) 
Finally, the switching period can be easily obtained from (37), 
considering (2), (62), (63), (70), (71) and (72). The result is:  
  ݐ௦ = ܮ௙൫ܫݒܿݎ݅ݐ + ݅௣൯ ൤ 1ݒ݃−ݒ݋ +
1
ݒ݋
൨ + ݒ௚ܥ் ൤ 1ܫݒܿݎ݅ݐ +
1
݅݌
൨.        (73) 
Now, the value of the G parameters of the canonical model 
can be computed as follows: 
  ܩ௜௩௚ =
డ൤೜೔೙ೕ೟ೞ ൨
డ௩೒ ൩
଴
= ଵ
ೞ்
డ௤೔೙ೕ
డ௩೒ ൨଴ −
ொ೔೙ೕ
ೞ்మ
డ௧ೞ
డ௩೒൨଴,                        (74) 
   ܩ௜௩௢ = − ଵ௥మ =
డ൤೜೔೙ೕ೟ೞ ൨
డ௩೚ ൩
଴
= ଵ
ೞ்
డ௤೔೙ೕ
డ௩೚ ቃ଴ −
ொ೔೙ೕ
ೞ்మ
డ௧ೞ
డ௩೚ቃ଴,           (75) 
    ܩ௜௜௣ =
డ൤೜೔೙ೕ೟ೞ ൨
డ௜೛ ൩
଴
= ଵ
ೞ்
డ௤೔೙ೕ
డ௜೛ ൨଴ −
ொ೔೙ೕ
ೞ்మ
డ௧ೞ
డ௜೛൨଴,                      (76)                  
    	ܩ௚௩௚ = ଵ௥భ =
డቂ೜೒೟ೞ ቃ
డ௩೒ ቉଴
ଵ
ೞ்
డ௤೒
డ௩೒൨଴ −
ொ೒
ೞ்మ
డ௧ೞ
డ௩೒൨଴,                        (77) 
    	ܩ௚௩௢ =
డቂ೜೒೟ೞ ቃ
డ௩೚ ቉଴
= ଵ
ೞ்
డ௤೒
డ௩೚ቃ଴ −
ொ೒
ೞ்మ
డ௧ೞ
డ௩೚ቃ଴,                           (78) 
            ܩ௚௜௣ =
డቂ೜೒೟ೞ ቃ
డ௜೛ ቉଴
= ଵ
ೞ்
డ௤೒
డ௜೛ ൨଴ −
ொ೒
ೞ்మ
డ௧ೞ
డ௜೛൨଴.                             (79) 
where: 
  ௦ܶ = ܮ௙൫ܫ௩௖௥௜௧ + ܫ௣൯ ൤ ଵ௏೒ି௏೚ +
ଵ
௏೚൨ + ௚ܸܥ் ൤
ଵ
ூೡ೎ೝ೔೟
+ ଵூ೛൨,          (80)       
  ܳ௜௡௝ = ௅೑ଶ (ܫ௣ଶ − ܫ௩௖௥௜௧ଶ) ൤
ଵ
௏೒ି௏೚ +
ଵ
௏೚൨ ,                                   (81)       
   ܳ௚ = ௅೑ଶ (ܫ௣ଶ − ܫ௩௖௥௜௧ଶ) ൤
ଵ
௏೒ି௏೚൨ ,                                            (82)       
         
డ௤೔೙ೕ
డ௩೒ ൨଴ = −
௅೑
ଶ ·
ூ೛మିூೡ೎ೝ೔೟మ
(௏೒ି௏೚)మ  ,                                               (83)       
    
డ௤೔೙ೕ
డ௩೚ ቃ଴ =
௅೑
ଶ · (ܫ௣ଶ − ܫ௩௖௥௜௧ଶ) ൤
ଵ
(௏೒ି௏೚)మ +
ଵ
௏೚మ൨ ,              (84)       
    
డ௤೔೙ೕ
డ௜೛ ൨଴ =
௅೑ூ೛௏೒
൫௏೒ି௏೚൯௏೚ ,                                                       (85)       
      డ௤೒డ௩೒൨଴ = −
௅೑
ଶ ·
ூ೛మିூೡ೎ೝ೔೟మ
(௏೒ି௏೚)మ  = 
డ௤೔೙ೕ
డ௩೒ ൨଴ ,                               (86)   
      డ௤೒డ௩೚ቃ଴ =
௅೑
ଶ ·
ூ೛మିூೡ೎ೝ೔೟మ
(௏೒ି௏೚)మ = −
డ௤೔೙ೕ
డ௩೒ ൨଴,                              (87)   
      డ௤೒డ௜೛ ൨଴ =
௅೑ூ೛
൫௏೒ି௏೚൯ ,                                                              (88)  
      డ௧ೞడ௩೒൨଴ = −ܮ௙
ூ೛ିூೡ೎ೝ೔೟
൫௏೒ି௏೚൯మ
+ ܥ் ൤ ଵூೡ೎ೝ೔೟ +
ଵ
ூ೛൨,                     (89) 
       డ௧ೞడ௩೚ቃ଴ = ܮ௙(ܫ௣ − ܫ௩௖௥௜௧) ൤
ଵ
൫௏೒ି௏೚൯మ
− ଵ௏೚మ൨	,                   (90) 
                      డ௧ೞడ௜೛൨଴ = ܮ݂ ൤
1
ܸ݃−ܸ݋
+ 1ܸ݋൨ −
ܥܸܶ݃
ܫ݌2
 .                              (91)       
Substituting (80)-(91) into (74) - (79), we finally obtain: 
  ܩ௜௩௚ = − ଵఠೃమ ·
ிబ௏೚
ூ೛ூೡ೎ೝ೔೟
 ,                                                     (92) 
  ܩ௜௩௢ = − ଵ௥మ =
ଵ
ఠೃమ ·
ிబ(ଶ௏೚ି௏೒)
ூ೛ூೡ೎ೝ೔೟
 ,                                           (93)               
  ܩ௜௜௣ = ܮ௙ଶ ிబூ೛ିூೡ೎ೝ೔೟ ൤1 +
(௏೒ି௏೚)௏೚(ଶூ೛ିூೡ೎ೝ೔೟)
௓೎మூ೛మூೡ೎ೝ೔೟
൨,                   (94)             
  ܩ௚௩௚ = ଵ௥భ = −ܮ௙
ଶ ிబ௏೚
௏೒మ ൤1 +
(ଶ௏೒ି௏೚)௏೚
௓೎మூ೛ூೡ೎ೝ೔೟
൨,                          (95)        
 
Fig. 5. Simplified approach of the inductor current waveform used to 
obtain the simplified small-signal average model.  
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  ܩ௚௩௢ = ܮ௙ଶ ிబ௏೒ ൤1 +
௏೚మ
௓೎మூ೛ூೡ೎ೝ೔೟
൨,                                        (96) 
  ܩ௚௜௣ = ܮ௙ଶ ிబ௏೚௏೒(ூ೛ିூೡ೎ೝ೔೟) ൤1 +
(௏೒ି௏೚)௏೚(ଶூ೛ିூೡ೎ೝ೔೟)
௓೎మூ೛మூೡ೎ೝ೔೟
൨,           (97)           
where: 
  ܨ଴ = ଵଶ ೞ்మ ·
(ூ೛ାூೡ೎ೝ೔೟)మ(ூ೛ିூೡ೎ೝ೔೟)௏೒మ
൫௏೒ି௏೚൯మ௏೚మ
 .                                 (98)           
Equation (93) shows that the value of r2 can be either positive 
(2Vo < Vg) or negative (2Vo > Vg). Regarding r1, (95) shows that 
it is always negative, as expected (when ip is constant, the power 
handled by the converter is almost constant and, therefore, the 
input current decreases when the input voltage increases).     
C. Simplified model for heavy load   
Figure 6 shows the typical inductor current waveforms 
corresponding to operation at full load. In this case, the converter 
operates at the lowest switching frequency and the resonant 
intervals are negligible, i.e., ωR >> 2π/Ts and 2πLf/Ts >> Zc . 
These relationships means that λ → 0 if λ is defined as λ = 
2π/(TsωR). Moreover, Ivcrit is also negligible in comparison to ip.  
Due to this, a pure triangular waveform can be considered. 
Equation (80) becomes now: 
                          ௦ܶ = ௅೑ூ೛௏೒൫௏೒ି௏೚൯௏೚.                                       (99)       
Taking into account (5), (6), (30) and (99), the following limits 
can be easily calculated from the values given in (92)-(98): 
             ܩ௜௩௚_௛௟ = 	 lim→଴ ܩ௜௩௚ = 0,                                    (100) 
             ܩ௜௩௢_௛௟ = − ଵ௥మ = lim→଴ ܩ௜௩௢ = 0,                          (101)                    
             ܩ௜௜௣_௛௟ = lim→଴ ܩ௜௜௣ =
ଵ
ଶ,                                      (102)                    
            ܩ௚௩௚_௛௟ = ଵ௥భ = 	 lim→଴ܩ௚௩௚ = −
ଵ
ோ೚ ൬
௏೚
௏೒൰
ଶ
	,            (103) 
            ܩ௚௩௢_௛௟ = 	 lim→଴ ܩ௚௩௢ =
ଵ
ோ೚ ൬
௏೚
௏೒൰,                           (104) 
            ܩ௚௜௣_௛௟ = 	 lim→଴ ܩ௚௜௣ =
ଵ
ଶ ൬
௏೚
௏೒൰,                             (105) 
where: 
                                            ܴ଴ = ௏೚ூ೚  ,                              (106) 
                                            ܫ௢ = ூ೛ଶ  ,                               (107) 
Io being the static value of io (see Fig. 2). It should be noted that 
Ro and RL are only equal if the load is purely resistive, without 
any current source or sink in parallel. 
D. Transfer functions  
Once the values of the G parameters have been obtained, the 
transfer functions can be directly obtained from Fig. 4 and from 
these G parameters. Expressions become simpler by defining Req 
as follows: 
                                  	ܴ௘௤ = ோಽ௥మோಽା௥మ .                               (108) 
The transfer function between the input and output voltage 
variations will be: 
                           	௩ො೚௩ො೒൨ ప̂೛ୀ଴ప̂ೞ೔೙ೖୀ଴
ప̂ೞ೚ೠೝ೎೐ୀ଴
= ீ೔ೡ೒ோ೐೜ଵାோ೐೜஼೑௦ ,                            (109)          
and the transfer function between the control variable variations 
and output voltage variations will be: 
 
                           ௩ො೚ప̂೛൨ ௩ො೒ୀ଴ప̂ೞ೔೙ೖୀ଴
ప̂ೞ೚ೠೝ೎೐ୀ଴
= ீ೔೔೛ோ೐೜ଵାோ೐೜஼೑௦ .                       (110)     
The values of Givg, r2 and Giip can be either those corresponding 
to (92), (93) and (94) for any load or those in (100), (101) and 
(102) for heavy load only.    
IV. OPERATION IN SINK MODE AND EXTENSION TO THE 
BOOST CONVERTER  
A similar study as the one made for source mode can be 
developed for the operation in sink mode. In this case, a current 
source, as the one drawn in Fig. 1 (labelled as isource), is injecting 
current into the output port. As Fig. 7 shows, current iLf is now 
controlled by variable iv, which roughly determines the negative 
peak value of iLf. In fact, transistor Q2 turns off when iLf = - iv, iv 
being a positive value. Regarding transistor Q1, it turns off when 
iLf = Ipcrit. The value of Ipcrit is determined by the same equations 
as Ivcrit in source mode (29), (30). In the case of heavy load, the 
waveforms can be approximated by those shown in Fig. 8.  
Regarding the average small-signal modeling, the canonical 
circuit shown in Fig.4 is also valid in this case, merely replacing 
îp with îv. Applying the same procedure detailed in Section III, 
G parameters can now be re-calculated as follows: 
  ܩ௜௩௚ = − ଵఠೃమ ·
ிబ௏೚
ூೡூ೛೎ೝ೔೟
 ,                                                     (111) 
  ܩ௜௩௢ = − ଵ௥మ =
ଵ
ఠೃమ ·
ிబ(ଶ௏೚ି௏೒)
ூೡூ೛೎ೝ೔೟
 ,                                           (112)               
  ܩ௜௜௩ = ܮ௙ଶ ிబூೡିூ೛೎ೝ೔೟ ൤1 +
(௏೒ି௏೚)௏೚(ଶூೡିூ೛೎ೝ೔೟)
௓೎మூೡమூ೛೎ೝ೔೟
൨,              (113)             
  ܩ௚௩௚ = ଵ௥భ = −ܮ௙
ଶ ிబ௏೚
௏೒మ ൤1 +
(ଶ௏೒ି௏೚)௏೚
௓೎మூೡூ೛೎ೝ೔೟
൨,                          (114)        
Fig. 6. Main operating waveforms at heavy load in source mode. 
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  ܩ௚௩௢ = ܮ௙ଶ ிబ௏೒ ൤1 +
௏೚మ
௓೎మூೡூ೛೎ೝ೔೟
൨,                                        (115) 
  ܩ௚௜௩ = ܮ௙ଶ ிబ௏೚௏೒(ூೡିூ೛೎ೝ೔೟) ൤1 +
(௏೒ି௏೚)௏೚(ଶூೡିூ೛೎ೝ೔೟)
௓೎మூೡమூ೛೎ೝ೔೟
൨,          (116)           
  ܨ଴ = − ଵଶ ೞ்మ ·
(ூೡାூ೛೎ೝ೔೟)మ(ூೡିூ೛೎ೝ೔೟)௏೒మ
൫௏೒ି௏೚൯మ௏೚మ
 .                                 (117)           
The heavy load simplification is feasible in this case as well. 
Equations (100), (101), (103), (104), (106) remain invariable in 
this case, but (99), (102), (105) and (107) become: 
             ௦ܶ = ௅೑ூೡ௏೒൫௏೒ି௏೚൯௏೚ ,                                                   (118)       
             ܩ௜௜௩_௛௟ = lim→଴ܩ௜௜௩ = −
ଵ
ଶ,                                        (119) 
            ܩ௚௜௣_௛௟ = 	 lim→଴ ܩ௚௜௣ = −
ଵ
ଶ ൬
௏೚
௏೒൰,                            (120) 
             ܫ௢ = − ூೡଶ  .                                                             (121) 
It is important to note that iv > ipcrit (and, therefore, Iv > Ipcrit) in 
sink mode, making F0 become negative. This means all the G 
parameters also reverse their sign with respect to the source 
mode operation. This is directly appreciated in the case of (119) 
and (120) and can be easily deduced in the other cases because 
Io and Ro become negative.   
From these parameters, the following useful transfer functions, 
that  can be directly obtained:  
                           	௩ො೚௩ො೒൨ ప̂ೡୀ଴ప̂ೞ೔೙ೖୀ଴
ప̂ೞ೚ೠೝ೎೐ୀ଴
= ீ೔ೡ೒ோ೐೜ଵାோ೐೜஼೑௦ ,                            (122)          
                           ௩ො೚ప̂ೡ ቃ ௩ො೒ୀ଴ప̂ೞ೔೙ೖୀ଴
ప̂ೞ೚ೠೝ೎೐ୀ଴
= ீ೔೔ೡோ೐೜ଵାோ೐೜஼೑௦ ,                       (123) 
                           ௩ො೚ప̂ೞ೚ೠೝ೎೐ቃ ప̂ೡୀ଴௩ො೒ୀ଴
ప̂ೞ೔೙ೖୀ଴
= ோ೐೜ଵାோ೐೜஼೑௦ ,                       (123) 
Finally, the study carried out for the buck convert can be 
easily extended to the boost converter, also working in source 
and sink modes. To do this, the position of the voltage source 
and of the parallel connection of output capacitor and the load 
must be interchanged in Fig. 4. Therefore, current ig will be now 
the current injected into the parallel connection of the output 
capacitor and the load. According to the direction selected for 
currents iLf, io and ig in Fig. 2, these quantities become negative 
in source mode and positive in sink mode for the boost converter. 
As a consequence, control variable iv will be used in source 
mode, whereas ip will be the control variable in sink mode. The 
values of G parameters will be the ones corresponding to the 
control variable used: equations (111) – (117) in source mode 
and  equations (92) – (98) in sink mode. Dynamic resistor r1, 
instead of r2, must be used now in (108) to calculate the 
equivalent resistance Req, which is of primary concerns to  
compute the converter transfer functions. Heavy load 
simplifications are also possible in this case.  
V. EXPERIMENTAL RESULTS  
The small signal model is validated by testing a buck and a 
boost converter. Their main specifications are summarized in 
Table I and a picture of one of them is depicted in Fig. 9. The 
controller stage has been implemented following [8]. The 
control to output voltage transfer function has been measured 
with a frequency response analyzer, model FRA6340 from 
Venable. 
Table I. Components and main specifications for buck and boost 
prototypes. 
Parameter Buck prototype Boost prototype 
Vin [V] 48 24 
Vo [V] 24 48 
P [W] ±80 ±100 
Inductance [µH] 
69.6, RM8, N97, 
EPCOS. 
Litz wire 0.3mm. 97 
turns 
33, SER2918H-
333KL. 
Coilcraft 
Output capacitance 
[µF] 445 450 
Transistors TPH7R006PL, Toshiba 60V, 60A, 8.9mΩ 
Switch driver ISL6700, Intersil 
Current sensor CQ-3200. Hall-effect. AKM Semiconductors 
  
 
As a couple of examples, Fig. 10 and Fig. 11 show two Bode 
plots corresponding to operate in source mode. The first one 
 
Fig. 7. Main waveforms corresponding to the equivalent circuit given in 
Fig. 2 working in sink mode. 
 
Fig. 8. Main operating waveforms at heavy load in sink mode.  
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corresponds to the buck converter prototype operating at 
medium load (25 W), whereas  the second one corresponds to 
the boost converter prototype at light load (5 W). As these 
figures show, the measured plots and the predicted ones fit very 
well. In the case of light load operation (boost converter at 5 
W), the most elaborate model fits better with the measured plots 
than the simpler one. All of these plots have been obtained using 
a purely resistive load.   
VI. CONCLUSIONS 
A couple of small signal models for buck and boost converters  
operating in Triangular Current Mode (TCM) and controlled 
with a variable-width Hysteretic Current Mode Control (HCMC) 
have been proposed in this paper. The first model takes into 
account the resonant intervals that occur at the end of the 
transistors conduction periods. As the switching frequency of 
these converters is low at heavy load, the duration of these 
intervals is negligible in this condition and a much simpler 
model can be used at heavy load (and even at medium load). Just 
on the other hand, the switching frequency is much higher when 
the converters are operating at light load. Due to this, the first 
model must be used in this condition. Both models correspond 
to simple first order systems, which is a consequence of using a 
control system that resets the inductor current to a specific value 
each switching cycle. 
The most elaborate model (the first one) is based on assuming 
constant inductor current during the resonant intervals. In this 
model, the duration of the resonant intervals correspond to the 
actual time that the transistors output capacitances take to 
interchange their electric charge. It should be noted that this 
electric charge only depends on the voltage variation across 
these capacitances (which is the input voltage in the case of the 
buck converter and the output voltage in the case of the boost 
converter) and on the transistors output capacitances. The value 
of this electric charge is directly provided in many transistor data 
sheets.    
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Fig. 9. Picture of the buck converter prototype.  
 
Fig. 10. Bode plots corresponding to the buck converter prototype 
working in sorce mode at medium load (25 W). The load was resistive.  
 
Fig. 11. Bode plots corresponding to the boost converter prototype 
working in sorce mode at light load (5 W). The load was resistive. 
